

**METHOD OF AVOIDING FLUSH DUE TO STORE QUEUE FULL IN A HIGH  
FREQUENCY SYSTEM WITH A STALL MECHANISM AND NO REJECT  
MECHANISM**

5 BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to the operation of a command queues and, more particularly, to the  
10 use of a stall mechanism in a command queue.

Description of the Related Art

In conventional computer architectures, there are a variety of devices that employ command queues, such as  
15 Direct Memory Access (DMA) devices. The command queues operate by receiving and storing commands issues by a processor or processing device. The commands are communicated through a pipeline to a command queue, where each command is entered into a command entry location or  
20 slot. Then, unroll logic issues each command out of the command queue. The problem is that the command queues are finite in depth.

Typically, command queues are inadequate to handle the number of commands in the pipeline. Hence, the command  
25 queues can have difficulty in handling back-to-back commands greater than the number of entry locations or slots available in the core of the command queue. The result is that a flush mechanism is typically employed. The flush

mechanism causes an instruction unit to back up the code stream of commands when attempted command issuance fails. An instruction backs up the commands and attempts to retry the commands. The problem is that the command starts again  
5 at the fetch stage at the beginning of the queue. Restarting commands at the fetch stage can cause greatly increased latencies.

Therefore, there is a need for improving the operation of a flush mechanism in a command queue that addresses at  
10 least some of the problems associated with conventional methods and apparatuses for operating command queues.

#### SUMMARY OF THE INVENTION

The present invention provides an apparatus for  
15 stalling command performance in a command performance system. Stall logic is provided, wherein the stall logic at least has the ability to stall performance of a plurality of commands issued by a processor based on at least a use of a known count of a number of commands in a command pipeline  
20 and in a command queue and an unknown count prediction of future commands.

#### BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present  
25 invention and the advantages thereof, reference is now made

to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGURE 1 is a block diagram depicting a conventional processor system with a conventional flush mechanism;

5       FIGURE 2 is a flow chart depicting the operation of a conventional processor system with a conventional flush mechanism;

FIGURE 3 is a block diagram depicting an improved processor system with a stall mechanism; and

10       FIGURE 4A and 4B is a flow chart depicting the operation of an improved processor system with a stall mechanism.

#### DETAILED DESCRIPTION

15       In the following discussion, numerous specific details are set forth to provide a thorough understanding of the present invention. However, those skilled in the art will appreciate that the present invention may be practiced without such specific details. In other instances, well-  
20       known elements have been illustrated in schematic or block diagram form in order not to obscure the present invention in unnecessary detail. Additionally, for the most part, details concerning network communications, electro-magnetic signaling techniques, and the like, have been omitted  
25       inasmuch as such details are not considered necessary to

obtain a complete understanding of the present invention, and are considered to be within the understanding of persons of ordinary skill in the relevant art.

It is further noted that, unless indicated otherwise, 5 all functions described herein may be performed in either hardware or software, or some combinations thereof. In a preferred embodiment, however, the functions are performed by a processor such as a computer or an electronic data processor in accordance with code such as computer program 10 code, software, and/or integrated circuits that are coded to perform such functions, unless indicated otherwise.

Referring to FIGURE 1 of the drawings, the reference numeral 100 generally designates a conventional processor system with a conventional flush mechanism. The processor 15 system 100 comprises an instruction fetch 102, an instruction dispatch 104, issue/execution logic 106, a flush mechanism 108, and a bus 110.

Generally, the convention processor system 100 operates on the issuance and execution of commands through the bus 20 110. The instruction fetch 102 fetches a command. The fetched command is then communicated through a first communication channel 112 to the instruction dispatch 104. The instruction dispatch 104 stores the command in preparations for eventual execution. The instruction 25 dispatch 104 then communicates the command to the

issue/execution logic 106 through a second communication channel 114. The issue/execution logic 106 then attempts to execute the command. A third communication channel 116 between the issue/execution logic 106 and the bus 110 allows  
5 for the command to be effectively communicated to other system components (not shown) so that execution can occur.

However, if the command cannot be executed, a different mechanism is employed to alleviate the problem. The inability to execute a command is known as a "miss." If the  
10 issue/execution logic 106 cannot execute a command then the missed command is communicated to the flush mechanism 108 through a fourth communication channel 118. The flush mechanism 108 is then able to communicate the missed command back to the instruction dispatch 104 through a fifth  
15 communication channel 120, where the issue/execution process for the missed command can be restarted.

The reason for the flushing mechanism is that the depth of the command queue is finite. Typically, commands are continually, or very rapidly, issued. When misses occur,  
20 there may no longer be room in the queue. Therefore, the commands are backed up and presented again at the flush point.

Referring to FIGURE 2 of the drawings, the reference numeral 200 generally designates a flow chart depicting the  
25 operation of a conventional processor system with a

conventional flush mechanism.

In steps 202 and 204, the command communicated from the instruction fetch 102 of FIGURE 1 to the issue/execution logic 106 of FIG. 1. Step 202 is the fetch stage. Steps 5 204a and 204b are the first dispatch stage and the second dispatch stage respectively. The first dispatch stage 204a and the second dispatch stage 204b are collectively known as the dispatch stage 204. Within stages 202 and 204, the command is fetched from the processor (not shown) that 10 generated the command and dispatched to the issue/execution logic 106 of FIG. 1. Also, there can be a multiple fetch stages, or a single fetch stage as shown in FIGURE 2, that can vary with the type of processor. There can also be a single dispatch stage, or multiple dispatch stages as shown 15 in FIG. 2, that can vary with the type of processor.

In step 206, the command is issued. The issue stage 206 further comprises a first issue stage 206a and a second issue stage 206b. Within the first issue stage 206a and the second issue stage 206b, there are a variety of processes 20 that can take place to prepare the command for eventual execution, such as identifying the type of command. For example, the issue/execution unit 106 of FIGURE 1 can detect dependencies, precode operands, and so forth. There can also be a single issue stage, or multiple issue stages, as shown 25 in FIG. 2, that can vary with the type of processor.

In step 208, the command is decoded by the issue/execution logic 106 of FIGURE 1. Step 208 further comprises a first decode stage 208a and a second decode stage 208b. Within the first decode stage 208a and the  
5 second decode stage 208b, there are a variety of processes that can take place to prepare the command for eventual execution, such as determining the specific process involved in executing the command. For example, the issue/execution logic 106 of FIG.1 can identify the operation, such as load,  
10 store, a cache operation, and so forth. There can also be a single decode stage or multiple decode stages, as shown in FIGURE 2, that can vary with the type of processor.

In step 210, the issue/execution logic 106 of FIGURE 1 begins execution of the command. The execution stage 210  
15 further comprises a first execution stage 210a, a second execution stage 210b, a third execution stage 210c, a fourth execution stage 210d, and a fifth execution stage 210e. There are a variety of processes that can take place to execute the command, such as determining the specific  
20 process communicating data to other system components (not shown) through the bus 110. Also, can also be a single execution stage or multiple execution stages, as shown in FIGURE 2, that can vary with the type of processor.

After the final execution stage, a determination if the  
25 command has missed is made and if there is an overflow 212.

There are a variety of signals and data that can be communicated from the issue/execution logic 106 through the bus 110 of FIGURE 1 to other system components (not shown) to determine if the command will be performed or will miss. If  
5 the command will be performed 216, then data corresponding to the command is moved across the bus 110 of FIG. 1.

On the other hand, if there is a miss with a queue overflow, then another set of steps should be employed. If the other system components (not shown) or the  
10 issue/execution logic 106 of FIGURE 1 cause the command to miss with a queue overflow, then the command is flushed 214. By flushing the command 216, the process of execution ceases. The command is then stored and is re-fetched at the fetch stage 202.

15 Flushing a command can be a very costly process. By stopping the execution of the command midstream in the process due to the problem of overflow of the command queue, the time to issue and decode are wasted. There are cases where command can miss multiple times before execution.  
20 Therefore, causing the repetitive and unnecessary issuing and decoding of missed commands occupies limited computer resources, increasing latencies.

Referring to FIGURE 3 of the drawings, the reference numeral 300 generally designates a processor system with a  
25 stall mechanism for store commands. The improved processor



system 300 comprises an instruction fetch 302, an instruction dispatch 304, issue/execution logic 306, a stall calculator 308, an interrupt/stall mechanism 310, counters 312, and a bus 314.

5        Generally, the convention processor system 300 operates on the issuance and execution of commands through the bus 314. The instruction fetch 302 fetches a command. The fetched command is then communicated through a first communication channel 316 to the instruction dispatch 304.

10      The instruction dispatch 304 communicates the command to the issue/execution logic through a second communication channel 318. The issue/execution logic 306 then attempts to execute and to perform the command. A third communication channel 330 between the issue/execution logic 306 and the bus 314

15      allows for the command to be effectively communicated to other system components (not shown) so that execution can occur.

         However, if the command cannot be executed, a different mechanism is employed to alleviate the problem. The

20      inability to execute a command is known as a "miss." The counters 312 are coupled to the instruction dispatch 304 through a fourth communication channel 322 and to the issue/execution logic 306 through a fifth communication channel 324. Through the fourth communication channel 322

25      and the fifth communication channel 324, the counters 312

are able to determine two counts: a known count and an unknown count. The known count is the number of commands within the command queue of the issue/execution logic 306 and the commands in the pipeline of first communication  
5 channel 316 and second communication channel 318. The unknown count is a prediction of commands that can be directed toward the appropriate queue, but are past the point where the command can be stalled (not shown).

The known and unknown count can then be utilized to  
10 induce stalls. The counters 312 communicate the known and unknown counts to the stall calculator 308 through a sixth communication channel 328. The stall calculation made by the stall calculator 308 is based on the sum of the known and unknown counts. The sum of the known and unknown counts  
15 should never eclipse the total number of entries in the command queue of the issue/execution logic 306. Therefore, the unknown count can be varied to allow for a greater amount of control of the flow of commands into the command queue. Once the stall calculator has determined made a  
20 stall calculation, then interrupt or stall signals are communicated to the interrupt/stall mechanism 310 through a seventh communication channel 326. The interrupt/stall mechanism 310 then can interrupt or stall the flow of commands within the issue/execution logic 306 through an  
25 eighth communication channel 320. In other words, the

interrupt/stall mechanism 310 prevents queue overflow within the issue/execution logic 306.

Referring to FIGURE 4A and FIGURE 4B of the drawings, the reference numeral 400 generally designates a flow chart of the operation of a processor system with a stall mechanism

In steps 402 and 404, the command communicated from the instruction fetch 302 of FIGURE 3 to the issue/execution logic 306 of FIG. 3. Step 402 is the fetch stage. Steps 10 404a and 404b are the first dispatch stage and the second dispatch stage respectively. The first dispatch stage 404a and the second dispatch stage 404b are collectively known as the dispatch stage 404. Within stages 402 and 404, the command is fetched from the processor (not shown) that 15 generated the command and dispatched to the issue/execution logic 306 of FIG. 3. Also, there can be a multiple fetch stages or a single fetch stage as shown in FIGURE 4A, that can vary with the type of processor. There can also be a single dispatch stage or multiple dispatch stages as shown 20 in FIG. 4A, that can vary with the type of processor.

In step 406, the command is issued. The issue stage 406 further comprises a first issue stage 406a and a second issue stage 406b. Within the first issue stage 406a and the second issue stage 406b, there are a variety of processes 25 that can take place to prepare the command for eventual

execution, such as identifying the type of command. For example, the issue/execution unit 306 of FIGURE 3 can detect dependencies, precode operands, and so forth. There can also be a single issue stage or multiple issue stages, as shown  
5 in FIG. 4A, that can vary with the type of processor.

In step 408, the command is decoded by the issue/execution logic 306 of FIGURE 3. Step 408 further comprises a first decode stage 408a and a second decode stage 408b. Within the first decode stage 408a and the  
10 second decode stage 408b, there are a variety of processes that can take place to prepare the command for eventual execution, such as determining the specific process involved in executing the command. For example, the issue/execution logic 306 of FIG.3 can identify the operation, such as load,  
15 store, a cache operation, and so forth. There can also be a single decode stage or multiple decode stages, as shown in FIG. 4A, that can vary with the type of processor.

In step 410, the issue/execution logic 306 of FIGURE 3 begins execution of the command. The execution stage 410  
20 further comprises a first execution stage 410a, a second execution stage 410b, a third execution stage 410c, a fourth execution stage 410d, and a fifth execution stage 410e. There are a variety of processes that can take place to execute the command, such as determining the specific  
25 process communicating data to other system components (not

shown) through the bus 314 of FIG. 3. Also, can also be a single execution stage or multiple execution stages, as shown in FIGURE 4, that can vary with the type of processor.

At the fourth execution stage 410d, if the command is a  
5 load command, a determination if a load command has missed is made 426. There are a variety of signals and data that can be communicated from the issue/execution logic 306 through the bus 314 of FIGURE 3 to other system components (not shown) to determine if the command will be performed or  
10 will miss. If the command will be performed 430, then data corresponding to the command is moved across the bus 314 of FIG. 3 and a completion signal is communicated within the issue/execution logic 306 of FIG. 3 at the issue stage 406. At the issue stage 406, dependencies can be updated to show  
15 that the load command is complete.

If there is load command miss, through, another set of steps should be employed. The load command is forwarded to a load command queue 428. Then, once the processor system 300 of FIGURE 3 can perform the load command, it is  
20 performed 430.

Also, if the command is a store command, at the fourth execution stage 410d, a determination if a store command has missed is made 412. There are a variety of signals and data that can be communicated from the issue/execution logic 306  
25 through the bus 314 of FIGURE 3 to other system components

(not shown) to determine if the command will be performed or will miss.

However, regardless of whether the store command actually misses, the store command is counted as a miss.

5 Thus, any decoded store command is a store miss. All store commands are communicated to a store execution queue 414. Once a store command is performed 430, a completion signal is communicated to the known count stage 416 of the pacing stage 432, as shown in FIGURE 4B.

10 In order to stall the process though, more input from various stages of the process is needed. Whenever, a store command is decoded at the decode stage 408, a store operation signal is communicated to the known count stage 416 (FIG. 4B). A known count is formulated 416 based on the  
15 number of store commands retires or completions 414 and the number of store commands in the decoded store commands 408. Initially, the known count is zero. However, as store commands are decoded, the known count is incremented. Also, as the store commands are retired or completed, the known  
20 count is then decremented.

In conjunction with a known count calculation, an unknown count is predicted. Initially, an unknown count is set to a value which covers the latency from when a stall is calculated to when the issue/execution logic 306 of FIGURE 3  
25 stalls in response, say five. If the initial value is

greater than the latency, then there would be unnecessary stalls. If the initial value is less than the latency, then there can be flushes.

From the known and unknown counts, a stall can then be  
5 made when necessary. The unknown count 418 and the known count 416 are then added together 422 (FIG. 4B). A determination then should be made to determine if the known and unknown count are more than the queue depth 424 (FIG. 4B) of the issue/execution logic 306 of FIGURE 3. If the  
10 addition of known and unknown counts is less than the queue depth of the issue/execution logic 306 of FIG. 3, then no stall command is issued from the pacing stage 432. If the addition of the known and unknown counts is greater than the queue depth of the issue/execution logic 306 of FIG. 3, then  
15 a stall is issued to the issue stage 406. The stall blocks store commands from moving from the first issue stage 406a to the second issue stage 406b, stalling the dispatch stage 404 and the fetch stage 402.

Also, in order to operate the system 300 of FIGURE 3,  
20 the unknown counts also should be modified. Stall requests, and store commands can be located in the first issue stage 406a, the second issue stage 406b, the first decode stage 408a, and the second decode stage 408b. The tracking stage 420 (FIG. 4B) does not monitor what commands are at each  
25 stage, but instead computes how many store commands can be

in the first issue stage 406a, the second issue stage 406b, the first decode stage 408a, and the second decode stage 408b. When a stall signal is issued, the stall signal decrements the unknown count 418 because a stall is known to  
5 be in at least the first issue stage 406a, the second issue stage 406b, the first decode stage 408a, and the second decode stage 408b. Once, a stall has been completed, then the tracking stage 420 increments the unknown count.

The utilization of a stall increases the overall  
10 performance of a processor system, such as the system 300 of FIGURE 3. The stall or interrupt causes the entry of commands into the command queue to be delayed. Delaying entry allows for missed commands that have exceeded the number of queue entry locations or overflowed to executed  
15 more quickly without increasing the latencies that incur with overflows.

It will further be understood from the foregoing description that various modifications and changes may be made in the preferred embodiment of the present invention  
20 without departing from its true spirit. This description is intended for purposes of illustration only and should not be construed in a limiting sense. The scope of this invention should be limited only by the language of the following claims.